The best way to implement a Moving Average (MA) filter in terms of digital logic is to implement it as a Cascaded Integrator-Comb (CIC) filter. At least this is the case for standard cell-based designs and probably FPGAs. The first time I read about MA filters described as “CIC filters” was in Oppenheim & Schafer ’s textbook “Discrete-Time Signal Processing” –page 35, though, it does not mention CICs–. Nonetheless, the first reference is Hogenauer’s article “An economical class of digital filters for decimation and interpolation”, IEEE Trans. on Acoustics, Speech and Signal Processing, Vol.29,No.2, April 1981. Anyway, just have a look at Richard Lyon’s article in Embedded.com to get a feeling.
-
Search
Categories
Pages
Tags
accumulate and dump circuit all digital detection Balanced Logic binary addition carry-increment carry-increment adder carry-skip cascaded integrator-comb filter characterization cic filter CMOS family Logic critical path decimation digit-set conversions diminished-one dsp dynamic CMOS logic end-around-carry finite state machine full-adder Glitching half-adder HDL Low Power manchester decoder maximum-length lfsr moving average filter negative base negative radix one's complement opinion oversampling pn-sequence prefix adder recursive sum filter reflections semi-custom sign-bit signed number standard-cells static CMOS logic stimulus two's complement Verilog VHDLArchives
Meta
-
